FEB 2 4 2005

of

Sheet

PTO/SB/08a (08-03) Approved for use through 07/31/2008. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Patework Reduction Actor 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO PADEMA Application Number 10/673,665 INFORMATION DISCLOSURE September 30, 2003 Filing Date STATEMENT BY APPLICANT Philippe Diehl First Named Inventor Art Unit 2661 (Use as many sheets as necessary) TBA Examiner Name 003921.00139

Attorney Docket Number

			U.S. PAT	TENT DO	DCUME	NTS		
Examiner Initials	Cite	Document Number	Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Cited Document		Pages, Columns, Lines, Where Relevan Passages or Relevant Figures Appear	
	No.1	Number - Kind Code ² (if known)						
/A.C./		US- 6,473,726	10-29-2	2002	Reblewski			
		US-6,265,894 07-24-2		001 Reblewski et al.		eblewski et al.		
		US- 6,184,707 02-06-2						
		US- 5,821,773	10-13-1	998		Norman et al.		
		US- 5,777,489	07-07-1	1998		Barbier et al.		
		US- 5,109,353		04-28-1992		Sample et al.		
_ V		US- 5,038,473	07-30-1	1991		Butts et al.		
		F	OREIGN	PATENT	DOCU	MENTS		
Examiner Initials*		Foreign Patent Document		<u> </u>		Name of Patentee or	Pages, Columns, Lines, Where Relevant	
	Cite No.1	Country Code ³ - Number ⁴ - Kind known)	Code ⁵ (#	Publication Date MM-DD-YYYY		Applicant of Cited Document	Passages or Relevant Figures Appear	To
/A.C./		WO 94/06210)	03-17-	-1994	Prabhakar Goel	,	
/A.C./	ļ	EP 0,651 343	3	05-0	3-95	Quickturn Systems, Inc.		
			NON PATENT	LITERAT	URE DO	CUMENTS		
Examine		Include name of the au						
Initials *	Cite No.1	the item (book, magaz num	ine, journal, nber(s), pub	serial, sy lisher, cit	mposiun y and/or	n, catalog, etc.), date country where publis		Т
/A.C./		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 406-424	ine, journal, nber(s), pub of Non-Blocki	serial, syn disher, city ing Switchin	mposiun y and/or ng Netwo	n, catalog, etc.), date country where publis rks*, The Bell System Te	, page(s), volume-issue hed. echnical Journal, March	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 406-424 WERNER ERHARD et al.," University Jena, Departmen June 1999, pages 28-31	ine, journal, nber(s), pub of Non-Blocki First Steps to t of Computer	serial, sy blisher, cit- ing Switchin wards a Re r Science, I	mposiun y and/or ng Netwo econfigura IEEE Inter	n, catalog, etc.), date country where publis rks*, The Bell System To the Asynchronous Systemational Workshop on F	, page(s), volume-issue hed. echnical Journal, March em*. Friedrich-Schiller Repid System Prototyping,	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 406-424 WERNER ERHARD et al.," University Jena, Departmen June 1999, pages 28-31 FATIH KOCAN et al., "Cond	ine, journal, nber(s), pub of Non-Blocki First Steps to t of Computer current D-Algo	serial, syn blisher, cit- ing Switchin wards a Re r Science, I	mposium y and/or ng Netwo econfigura EEE Inter	n, catalog, etc.), date country where publis rks*, The Bell System To the Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1	, page(s), volume-issue hed. echnical Journal, March em". Friedrich-Schiller Rapid System Prototyping,	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 406-424 WERNER ERHARD et al., " University Jena, Departmen June 1999, pages 28-31 FATIH KOCAN et al., "Conc JACK JEAN et al., "Dynami Computers, Vol. 48, No. 6,	ine, journal, nber(s), pub of Non-Blocki First Steps to it of Computer current D-Algo c Reconfigura June 1999, pa	serial, synthisher, city ing Switchin wards a Re r Science, I writhm on Re ation to Sup ages 591-80	mposiun y and/or ng Netwo econfigura EEE Inter econfigura port Cond	n, catalog, etc.), date country where publis rks*, The Bell System To the Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1: current Applications*, IE	, page(s), volume-issue hed. echnical Journal, March em*, Friedrich-Schiller Rapid System Prototyping, 999, pages 152-155 EE Transactions Of	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 408-424 WERNER ERHARD et al.," University Jena, Departmen June 1999, pages 28-31 FATIH KOCAN et al., "Conc JACK JEAN et al., "Conc JACK JEAN et al., "Dynami Computers, Vol. 48, No. 8, BERNARD BOSI et al., "Re	ine, journal, nber(s), pub of Non-Blocki First Steps to it of Computer current D-Algo c Reconfigura June 1999, pa configurable f s Scale Integra	serial, synthisher, citring Switching Switching Switching Switching Switching or Received 1 and	mposium y and/or ng Netwo econfigura EEE Inter econfigur poort Cond 02 -D Convo) Systems	n, catalog, etc.), date country where publis rks*, The Bell System To the Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1: current Applications*, IE twers for Fast Digital Sigs, Vol. 7, No. 3, Septembre country where the country is the country of	, page(s), volume-issue thed. achnical Journal, March am*, Friedrich-Schiller Rapid System Prototyping, 999, pages 152-155 EE Transactions Of nal Processing*, IEEE per 1999, pages 299-308	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 406-424 WERNER ERHARD et al., " University Jena, Department June 1999, pages 28-31 FATIH KOCAN et al., "Conc JACK JEAN et al., "Dynamic Computers, Vol. 48, No. 6, BERNARD BOSI et al., "Re Transactions on Very Large A. EJNIOUI et al., "Design I Dept. of CSE, University of	ine, journal, nber(s), pub of Non-Blocki First Steps to to to Computer current D-Algo c Reconfigura June 1999, pe configurable fo scale Integra: Partitioning on South Florida	serial, syntisher, city ing Switchin wards a Re r Science, I written on Rution to Supages 591-64 Pipelined 2-astion (VLSI) o Single-Ch., 13th Interrr	mposium y and/or ng Netwo econfigure EEE Intel econfigur oport Control 2 -D Convo) Systems up Emulational C	n, catalog, etc.), date country where publis rks*, The Bell System To ble Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1: current Applications*, IEI twens for Fast Digital Sigs, Vol. 7, No. 3, Septemation Systems*, Center for onference on VLSI Desi	, page(s), volume-issue hed. achnical Journal, March em". Friedrich-Schiller Rapid System Prototyping, 999, pages 152-155 EE Transactions Of nal Processing", IEEE per 1999, pages 299-308 r Microelectronics Research.	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 406-424 WERNER ERHARD et al., " University Jena, Departmen June 1999, pages 28-31 FATIH KOCAN et al., "Conc JACK JEAN et al., "Dynami Computers, Vol. 48, No. 6, BERNARD BOSI et al., "Re Transactions on Very Large A. EJNIOUI et al., "Design I Dept. of CSE, University of GREG SNIDER, "The Terai	ine, journal, nber(s), pub of Non-Blocki First Steps to to f Computer current D-Algo c Reconfigura June 1999, pe configurable f o Scale Integra Partitioning on South Florida mac Compiler	serial, synlisher, city ing Switchin wards a Re r Science, I without on Rution to Supages 591-64 Pipelined 2-astion (VLSI) of Single-Ch., 13th Interr r. Hewlett-If	mposium y and/or ng Netwo configure EEE Intel configure oport Control 2 -D Convo) Systems tip Emulat national C Packard,	n, catalog, etc.), date country where publis rks*, The Bell System To ble Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1: current Applications*, IEI System To Fast Digital Sigs, Vol. 7, No. 3, Septembion Systems*, Center for onference on VLSI Desi	, page(s), volume-issue hed. achnical Journal, March am". Friedrich-Schiller tapid System Prototyping, 999, pages 152-155 EE Transactions Of nal Processing", IEEE per 1999, pages 299-308 r Microelectronics Research, ign, 2000, pages 234-239	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 408-424 WERNER ERHARD et al., "University Jena, Departmen June 1999, pages 28-31 FATIH KOCAN et al., "Conc JACK JEAN et al., "Dynami Computers, Vol. 48, No. 8, BERNARD BOSI et al., "Re Transactions on Very Large A. EJNIOUI et al., "Design f Dept. of CSE, University of GREG SNIDER, "The Terat Xilinix, "Programmable Gate	ine, journal, nber(s), pub of Non-Blocki First Steps to to of Computer Current D-Algo configurable for Scale Integral Partitioning on South Florida mac Compiler e Array Designation of the Computer of the Computer of the Computer Computer of the Computer	serial, synlisher, city ing Switchin wards a Re r Science, I written to Supages 591-60 Pipelined 2-ation (VLSI) a Single-Ch., 13th Interr., Hewlett-In Handboo	mposium y and/or ng Netwo econfigura EEE Inter econfigur port Condo) Systems ip Emulat national C Packard, ik*, First E	n, catalog, etc.), date country where publis rks*, The Bell System To the Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1: current Applications*, IE: Ners for Fast Digital Sig., Vol. 7, No. 3, Septemblion Systems*, Center foonference on VLSI Desi 1996, pages 1-51 didtion, 1986, pages I-A	, page(s), volume-issue hed. achnical Journal, March am", Friedrich-Schiller Rapid System Prototyping, 899, pages 152-155 EE Transactions Of nal Processing", IEEE ber 1999, pages 299-308 r Microelectronics Research, ign, 2000, pages 234-239	Т
		the item (book, magaz num CHARLES CLOS, "A Study 1953, pages 408-424 WERNER ERHARD et al., "University Jena, Departmen June 1999, pages 28-31 FATIH KOCAN et al., "Conc JACK JEAN et al., "Dynami Computers, Vol. 48, No. 8, BERNARD BOSI et al., "Re Transactions on Very Large A. EJNIOUI et al., "Design f Dept. of CSE, University of GREG SNIDER, "The Terat Xilinix, "Programmable Gate	ine, journal, nber(s), pub of Non-Blocki First Steps to to of Computer current D-Algo c Reconfigura June 1999, par configurable for Scale Integral Partitioning on South Florida mac Compiler e Array Desig	serial, synlisher, city ing Switchin wards a Re r Science, I withm on Rution to Supages 591-80 Pipelined 2 atton (VLSI) o Single-Ch., 13th Interr., Hewlett-In Handboo on with Virt	mposium y and/or ng Netwo econfigura EEE Inter econfigur port Condo 02 -D Convo) Systems ip Emulat national C Packard, ik*, First E	n, catalog, etc.), date country where publis rks*, The Bell System To the Asynchronous Systemational Workshop on Fable Hardware*, IEEE 1: current Applications*, IE: Ners for Fast Digital Sig., Vol. 7, No. 3, Septemblion Systems*, Center foonference on VLSI Desi 1996, pages 1-51 didtion, 1986, pages I-A	, page(s), volume-issue hed. achnical Journal, March am". Friedrich-Schiller tapid System Prototyping, 999, pages 152-155 EE Transactions Of nal Processing", IEEE per 1999, pages 299-308 r Microelectronics Research, ign, 2000, pages 234-239	Т

"EXAMINER: Initial-if reference considered, whether or not citation is in conformance with MPEP-609. Draw line through citation if, not in conformance and not considered. Include copy of this form with next communication to applicant. 'Applicant's unique citation designation number (optional). 'See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 'Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 'For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.